Jul-18-2019, 09:28 PM
What have you been researching, and why do you think it needs to be done in Verilog? The use case for Verilog is very different from what you described, which leads me to believe you're searching for something specific, or there's more requirements to your assignment than you listed.